HomeElectronics Multiple choice question MCQ online testCombinational Logic Design MCQ Quiz {part1} Combinational Logic Design MCQ Quiz {part1} Leave a Comment / Electronics Multiple choice question MCQ online test Share this 0% 0 votes, 0 avg 6 Created on November 12, 2022Digital electronics Combinational Logic Design {Part 1} 1 / 23 Category: Combinational Logic Design 1. A logic circuit that converts an n-input binary code into a corresponding single numeric output is called a. a code converter b. a decoder c. an encoder d. a converter 2 / 23 Category: Combinational Logic Design 2. Which of the following logic circuits takes data from a single source and distributes it to one of several output lines? a. multiplexer b. encoder c. demultiplexer d. decoder 3 / 23 Category: Combinational Logic Design 3. In the hexadecimal to binary priority encoder a. 7 (hex) has the lowest priority b. F (hex) has the highest priority c. 0 (hex) has the highest priority d. F (hex) has the lowest priority 4 / 23 Category: Combinational Logic Design 4. A Demultiplexer is used to a. perform arithmetic division b. steer the data from a single input to one of the many outputs c. perform parity checking d. select data from several inputs and route it to a single output 5 / 23 Category: Combinational Logic Design 5. A binary-to-octal decoder is a a. any lines-to-8 line decoder b. 3-line to 8-line decoder c. 1-line to 8-line decoder d. 4-line to 8-line decoder 6 / 23 Category: Combinational Logic Design 6. A logic circuit that accepts several data inputs and allows only one of them at a time to get through to the output is called a. a receiver b. a multiplexer c. a transmitter d. a demultiplexer 7 / 23 Category: Combinational Logic Design 7. The number of 3-line-to-8-line decoders required for selecting 1 out of 64 is a. 4 b. 8 c. 16 d. 9 8 / 23 Category: Combinational Logic Design 8. Which logic device is called a distributor? a. demultiplexer b. decoder c. multiplexer d. encoder 9 / 23 Category: Combinational Logic Design 9. ABCD to XS-3 code converter can be designed using a. a 1:16 de multiplexer b. two 16:1 multiplexers c. none of these d. a 16:1 multiplexer 10 / 23 Category: Combinational Logic Design 10. A 32:1 mux can be designed using a. two 16:1 muxs and one two input AND gate b. two 16:1 muxs and two two-input OR gates c. two 16:1 muxs only d. two 16:1 muxs and one two input OR gate 11 / 23 Category: Combinational Logic Design 11. What is the largest number of data inputs which a data selector with two control inputs can handle? a. 2 b. 4 c. 16 d. 8 12 / 23 Category: Combinational Logic Design 12. A 4-variable logic circuit can be designed using a. any of these b. a 16:1 multiplexer c. two 8:1 multiplexers and one 2:1 multiplexer d. an 8:1 multiplexer and one inverter 13 / 23 Category: Combinational Logic Design 13. A 16:1 multiplexer can be used to design a. BCD to binary code converter b. full-adder c. 4 variable logic function d. BCD to 7 segment decoder 14 / 23 Category: Combinational Logic Design 14. A multiplexer with four select bits is a a. 8:1 multiplexer b. 16:1 multiplexer c. 32:1 multiplexer d. 4:1 multiplexer 15 / 23 Category: Combinational Logic Design 15. A combinational logic circuit which is used to send data coming from a single source to two or more separate destinations is called a. a multiplexer b. a demultiplexer c. a decoder d. an encoder 16 / 23 Category: Combinational Logic Design 16. The number of 1:16 demultiplexers required for designing a 4-output 4-variable combinational circuit is a. 1 b. 4 c. 8 d. 16 17 / 23 Category: Combinational Logic Design 17. Selection of the input with the higher priority by an encoder is called a. arbitration b. none of these c. input selection d. priority selection 18 / 23 Category: Combinational Logic Design 18. A MUX with its address bits generated by a counter operates as a a. serial-to-parallel converter b. modified multiplexer c. parallel-to-serial converter d. modified counter 19 / 23 Category: Combinational Logic Design 19. A demultiplexer with 4-bit select input has a. one data input and ten data output lines b. one data input and four data output lines c. one data input and eight data output lines d. one data input and sixteen data output lines 20 / 23 Category: Combinational Logic Design 20. Selection of the input with the higher priority by an encoder is called a. arbitration b. priority selection c. input selection d. none of these 21 / 23 Category: Combinational Logic Design 21. The number of 4-line-to-16-line decoders required to make an 8-line-to-256-line decoder is a. 64 b. 16 c. 17 d. 32 22 / 23 Category: Combinational Logic Design 22. A BCD-to-decimal decoder is a. a 4-line to 10-line decoder b. a 1-line to 10-line decoder c. any lines to 10-lines decode d. a 3-line to 8-line decoder 23 / 23 Category: Combinational Logic Design 23. A multiplexer is also known as a. a data restorer b. a data distributor c. a data selector d. a data accumulator Your score is The average score is 15% LinkedIn Facebook Twitter VKontakte 0% Restart quiz Exit Thank you Send feedback Share this